Regviz

Espressif Systems /ESP32 /I2C0 /INT_STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_STATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/I2C0/INT_STATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXFIFO_FULL_INT_ST)RXFIFO_FULL_INT_ST 0 (TXFIFO_EMPTY_INT_ST)TXFIFO_EMPTY_INT_ST 0 (RXFIFO_OVF_INT_ST)RXFIFO_OVF_INT_ST 0 (END_DETECT_INT_ST)END_DETECT_INT_ST 0 (SLAVE_TRAN_COMP_INT_ST)SLAVE_TRAN_COMP_INT_ST 0 (ARBITRATION_LOST_INT_ST)ARBITRATION_LOST_INT_ST 0 (MASTER_TRAN_COMP_INT_ST)MASTER_TRAN_COMP_INT_ST 0 (TRANS_COMPLETE_INT_ST)TRANS_COMPLETE_INT_ST 0 (TIME_OUT_INT_ST)TIME_OUT_INT_ST 0 (TRANS_START_INT_ST)TRANS_START_INT_ST 0 (ACK_ERR_INT_ST)ACK_ERR_INT_ST 0 (RX_REC_FULL_INT_ST)RX_REC_FULL_INT_ST 0 (TX_SEND_EMPTY_INT_ST)TX_SEND_EMPTY_INT_ST

Fields

RXFIFO_FULL_INT_ST

The masked interrupt status for rxfifo_full_int interrupt.
TXFIFO_EMPTY_INT_ST

The masked interrupt status for txfifo_empty_int interrupt.
RXFIFO_OVF_INT_ST

The masked interrupt status for rxfifo_ovf_int interrupt.
END_DETECT_INT_ST

The masked interrupt status for end_detect_int interrupt.
SLAVE_TRAN_COMP_INT_ST

The masked interrupt status for slave_tran_comp_int interrupt.
ARBITRATION_LOST_INT_ST

The masked interrupt status for arbitration_lost_int interrupt.
MASTER_TRAN_COMP_INT_ST

The masked interrupt status for master_tran_comp_int interrupt.
TRANS_COMPLETE_INT_ST

The masked interrupt status for trans_complete_int interrupt.
TIME_OUT_INT_ST

The masked interrupt status for time_out_int interrupt.
TRANS_START_INT_ST

The masked interrupt status for trans_start_int interrupt.
ACK_ERR_INT_ST

The masked interrupt status for ack_err_int interrupt.
RX_REC_FULL_INT_ST

The masked interrupt status for rx_rec_full_int interrupt.
TX_SEND_EMPTY_INT_ST

The masked interrupt status for tx_send_empty_int interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data